

Koneru Lakshmaiah Education Foundation (Category -1, Deemed to be University estd. u/s. 3 of the UGC Act, 1956) Accredited by NAAC as 'A++' & Approved by AICTE & ISO 21001:2018 Certified Campus: Green Fields, Vaddeswaram - 522 302, Guntur District, Andhra Pradesh, INDIA, Phone No. +91 8845 - 350 200; www.klat.ac.in; www.klat.edu.in; www.klauniversity.in Admin 0ff: 29-36-38, Museum Road, Governorpet, Vigraweda - 520 002, Ph: +91 - 866 - 3500122, 2576129

Ref: KLEF/RO/ECE/CIRCULAR

Date: 15-03-2021

CIRCULAR

Sub: Organizing event "Workshop" for the students of Electronics and Communication Engineering, of Vaddeswaram Campus of KLEF – Reg.

This is to inform that the Department of Electronics and Communication Engineering, KLEF, is Organizing a "Workshop on VLSI Layout Design and Physical Design Automation" for the students of Electronics and communication Engineering, Vaddeswaram Campus of KLEF on, 18-03-2021, as details below:

Event Name: "Workshop" Date: 18-03-2021 Venue: R-106

All the students of ECE, are invited to attend this program.

Dy-HOD's & Year coordinators are requested to bring this information to the attention of all ECE students and encourage them to participate in this program.

To All ECE Students, All ECE Faculty, Principal. Sum

HOD-ECE Professor & Alternate HOL Department of ECE .K L University VADDESWARAM Guntur Dt., A.P., India



Koneru Lakshmaiah Education Foundation (Category -1, Deemed to be University estd. u/s. 3 of the UGC Act, 1956) Accredited by NAAC as 'A++' & Approved by AICTE & ISO 9001-2015 Certified Campus: Green Fields, Vaddeswaram - 522 302, Guntur District, Andhra Pradesh, INDIA. Phone No. 08645 - 350200; www.klef.ac.in; www.klef.edu.in; www.kluniversity.in Admin Off: 29-36-38, Museum Road, Governorpet, Vijayawada - 520 002. Ph: +91 - 866 - 3500122, 2576129.

Expert talk On "VLSI Layout Design and Physical Design Automation"

By

Always@VLSI

Department Of ECE

Name of the event: VLSI Layout Design and Physical Design Automation

Dates:18-03-2021

Venue:R106

No. of students participated: 52

Objective of the event:

The objective of the workshop "VLSI Layout Design and Physical Design Automation" is to provide participants with a comprehensive understanding of VLSI layout design principles and physical design automation techniques. The specific objectives include:Layout Design Fundamentals: Provide participants with a solid foundation in the fundamental principles of VLSI layout design, including layout rules, design constraints, and design-for-manufacturability considerations.Mastery of Layout Tools: Familiarize participants with industry-standard layout design tools and software, such as Cadence Virtuoso, Synopsys IC Compiler, and Mentor Graphics Calibre, enabling them to create and optimize VLSI layouts efficiently.Physical Design Automation: Introduce participants to physical design automation techniques, including floorplanning, placement, routing, and design rule checking (DRC), to automate and streamline the physical design process.

Advanced Layout Techniques: Explore advanced layout techniques, such as custom routing, clock tree synthesis, power grid design, and interconnect optimization, to improve layout quality, performance, and manufacturability.Design Rule Checking and Verification: Teach participants how to perform design rule checking (DRC) and layout versus schematic (LVS) verification to ensure the correctness and integrity of VLSI layouts, minimizing the risk of

design errors and manufacturing defects. Timing Closure and Signal Integrity: Address timing closure and signal integrity issues in VLSI layout design, including timing optimization, clock tree synthesis, signal propagation delay analysis, and noise immunity enhancement, to meet timing requirements and ensure reliable circuit operation. Yield Enhancement Techniques: Discuss yield enhancement techniques in VLSI layout design, including layout optimization for manufacturing variability, lithography-aware layout decomposition, and design for manufacturability (DFM), to improve manufacturing yield and reduce production costs.

Description of the event:

The workshop "VLSI Layout Design and Physical Design Automation" is a comprehensive program designed to equip participants with the essential skills and knowledge needed to excel in VLSI layout design and physical design automation. Over the course of the workshop, participants will delve into the intricacies of VLSI layout design, learning fundamental principles such as layout rules, design constraints, and manufacturability considerations. Through hands-on exercises and practical demonstrations, attendees will gain proficiency in industry-standard layout design tools and software, enabling them to create and optimize VLSI layouts efficiently. The workshop also covers advanced layout techniques, including custom routing, clock tree synthesis, and power grid design, empowering participants to enhance layout quality, performance, and manufacturability.

Moreover, the workshop focuses on physical design automation techniques, encompassing floorplanning, placement, routing, and design rule checking (DRC). Participants will learn how to automate and streamline the physical design process, improving design productivity and efficiency. Discussions on timing closure, signal integrity, yield enhancement, and design-for-testability (DFT) techniques will further enrich participants' understanding, enabling them to address critical aspects of VLSI layout design and ensure reliable circuit operation. Through real-world case studies and industry best practices, participants will gain practical insights into successful design implementations, preparing them to tackle complex VLSI layout design challenges with confidence and proficiency.

Outcome of the event:

The outcome of the workshop "VLSI Layout Design and Physical Design Automation" is participants who are equipped with the essential skills, knowledge, and tools necessary to excel in VLSI layout design and physical design automation. Through hands-on exercises, practical demonstrations, and discussions on advanced techniques and best practices, attendees will gain proficiency in industry-standard layout design tools, understand fundamental layout principles, and master physical design automation techniques. Armed with this expertise, participants will be able to develop high-quality VLSI layouts, optimize design productivity, enhance circuit performance, and ensure reliable operation while adhering to design rules, manufacturability constraints, and industry standards.

Photos of the event:





Students learning layout design rules.

Participant's List:

S. No	Name of the Student	Register Number	Branch	Signature
1.	180049009	KILARU SAI PRASANTH	ECE	Spillautout
2.	180049008	J PAVAN PHANEENDRA MANIKUMAR	ECE	Maerie .
3.	180049007	IRRINKI NAGA DURGA RAJESH	ECE (Bull.
4.	180049003	B SHIVA KUMAR	ECE	B. Shiva Kumar
5.	180040757	HARISH KUMAR DHARAVATH	ECE	Dhavvath
6.	180040743	MUDIYALA LOKESH REDDY	ECE	Loketh.
7.	180040737	KADALI SAI SNEHA	ECE	Sallen
8.	180040726	MADENENI VENKAT CHANDU	ECE	M venkat cha
9.	180040721	MADHURI TAMMA	ECE	Tama
10.	180040716	RANGISETTY LEELA KRISHNA	ECE	Lella brighing
11,	180040704	PERUMALLA GIRISH BABU	ECE	Englikabu
12.	180040698	KURUGUNTLA TANUJA	ECE	K. Thangar.
13.	180040695	KALIDINDI NAVEEN	ECE	Name.
14.	180040692	S V SIVA KISHORE	ECE	S-V- STVA Kich
15.	180040679	MANNEPALLI VENKATA RAMARAJU	ECE	Ronoflagu
16.	180040662	GADDAM VAISHNAVI	ECE	Vaille :
17.	180040647	PREMITHA CHEEMAKURTHI	ECE	Greethisma
18.	180040645	CHINTAPOODI PAVANKALYAN	ECE	towarkalyar
19.	180040641	SANAGAVARAPU SAIKUMAR	ECE	himar
20.	180040635	ATMAKURI KAVYA	ECE	Karfa
21.	180040604	VASIREDDY BALASARASWATHI	ECE	Balasurgenti
22.	180040590	POLURU JEEVAN REDDY	ECE e	term
23.	180040585	JAMPANI YUGESH	ECE	Juger
24.	180040582	JALDU VENKATA NAGA SASIDHAR	ECE	J.V.N. CASTON
25.	180040579	VADDEMPUDI SONY	ECE	Son
26.	180040577	D VEERA JANARDHANA ACHARI	ECE	Trangling
27.	180040576	SIDDINENI POOJA NAIDU	ECE	Poga North
28.	180040556	SHAIK LUBNA KOWSAR	ECE	Mandan

29.	180040552	NALAMASA SUSHURUTH	ECE	Surlauth
30.	180040546	PAKANATI A PAVAN KUMAR	ECE	P. Aparan Kin
31.	180040542	K SRI VENKATA SHANMUKHA PRIYA	ECE	10-forghith
32.	180040534	GUNDAVARAM VARSHITH RAO	ECE	Variation
33.	180049020	SHAIK THAHERUNNISA	ECE	Labor 0
34.	180049014	S LOHITH NAGA SAI BRAHMENDRA	ECE	& Abox Ca.
35.	180049012	KONAKATI SAI KIRAN	ECE	Sula
36.	180049010	KADALI JAGADEESH	ECE	V. Tandal
37.	170041042	ELURI DHATHRI	ECE	9 . Phath Di
38.	170041040	PARASU SAI PRASANTHI	ECE	P.S. Prest
39.	170041039	LAKKAKULA SAI SUMA	ECE	l: Cuma
40.	170041037	UPASI VENKATA KRISHNA CHAITANYA	ECE	Chatan 14
41.	170041036	RAVURI ESWAR TEJA	ECE	Econorter
42.	170041035	PULLAMSETTI SUMAN	ECE	Junas
43.	170041032	MANEPALLI SATYA SAI VITHAL TEJA	ECE	Mestelai
44.	170041029	NIKHIL TEJA K	ECE	Nikhil Teja.
45.	170041027	BANDARU AVINASH	ECE	Artuch
46.	170041024	VEERANKI JYOTHIRMAI	ECE	Thathiging
47.	170041023	THORLIKONDA GOPI	ECE	-Caper 1
48.	170041019	RAJABOINA MANOJ MAHINISH	ECE	R-Manoi
49.	170041014	KOLLA NARASIMHA	ECE	kinguda
50.	170041013	KOLA RAMYA SRI VENI	ECE	A. Parute
51,	170041012	KANDRU BHARATH	ECE	Routh
52.	170041010	IDARAPALLI SAI SOURAV	ECE	tai

S. Vacilor In charge Always@VLSI Technical Club HOD-ECE Professor & Alternate HOL Department of ECE K L University VADDESWARAM Guntur Dt., A.P., India